Current jobs at Astera Labs
Explore active roles attributed to Astera Labs. Check each listing for location, work style, source freshness and the original application link.
Pay in current listings
No usable amount and currency appeared in the most recent salary-tagged listings checked.
Moderated member salary ranges
No role and country group has reached the three-report privacy threshold yet.
Employee reviews
No moderated first-hand company reviews are published yet.
Interview experiences
No moderated candidate interview experiences are published yet.
Latest roles
- Principal Post-Silicon Validation Engineer · San Jose, California, United States · Unknown
- Firmware Engineer · San Jose, California, United States · Unknown
- Principal / Senior Principal Electrical Design Engineer · San Jose, California, United States · Unknown
- Director ASIC Technical Program Management · San Jose, California, United States · Unknown
- Principal Digital Design Engineer · San Jose, California, United States · Unknown
- Teach Lead Physical Design Engineer · Singapore · Unknown
- Principal Physical Design Engineer · Singapore · Unknown
- Analog Mixed Signal Design Engineer · Singapore · Unknown
- Tech Lead Analog Mixed-Signal IC Layout Engineer · Singapore · Unknown
- Senior Analog Mixed-Signal IC Layout Engineer · Singapore · Unknown
Role details come from the linked source listings. Confirm eligibility and availability before applying.